8-Bit, High Bandwidth Multiplying DAC with Serial Interface

## FEATURES

2.5 V to 5.5 V supply operation

50 MHz serial interface
9.5 MSPS update rate

INL of $\pm 0.25$ LSB
10 MHz multiplying bandwidth
$\pm 10 \mathrm{~V}$ reference input
Low glitch energy: <2 nV-s
Extended temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
10-lead MSOP package
Guaranteed monotonic
4-quadrant multiplication
Power-on reset with brownout detection
$\overline{\text { LDAC }}$ function
$0.4 \mu \mathrm{~A}$ typical power consumption

## APPLICATIONS

Portable battery-powered applications
Waveform generators
Analog processing
Instrumentation applications
Programmable amplifiers and attenuators
Digitally controlled calibration
Programmable filters and oscillators
Composite video
Ultrasound
Gain, offset, and voltage trimming

## GENERAL DESCRIPTION

The AD5425 ${ }^{1}$ is a CMOS, 8 -bit, current output digital-toanalog converter that operates from a 2.5 V to 5.5 V power supply, making it suitable for battery-powered applications and many other applications.

This DAC utilizes a double buffered, 3-wire serial interface that is compatible with $\mathrm{SPI}^{\bullet}$, QSPI $^{\mathrm{rax}}$, MICROWIRE ${ }^{\mathrm{TM}}$, and most DSP interface standards. An $\overline{\mathrm{LDAC}}$ pin is also provided, which allows simultaneous updates in a multi-DAC configuration. On power-up, the internal shift register and latches are filled with $0 s$ and the DAC outputs are 0 V .

As a result of manufacturing on a CMOS submicron process, this DAC offers excellent 4-quadrant multiplication characteristics with large signal multiplying bandwidths of 10 MHz .

The applied external reference input voltage ( $\mathrm{V}_{\text {REF }}$ ) determines the full-scale output current. An integrated feedback resistor, $\mathrm{R}_{\mathrm{FB}}$, provides temperature tracking and full-scale voltage output when combined with an external I-to-V precision amplifier.

The AD5425 is available in a small, 10-lead MSOP package.
${ }^{1}$ U.S. Patent No. 5,969,657

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable.

## AD5425

## TABLE OF CONTENTS

Specifications

$\qquad$ .....  3
Timing Characteristics .....  5
Absolute Maximum Ratings. .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics .....  8
Terminology ..... 13
Theory of Operation. ..... 14
Circuit Operation ..... 14
Single-Supply Applications ..... 16
Positive Output Voltage ..... 16

## REVISION HISTORY

## 3/05—Rev. 0 to Rev. A

Updated Format Universal
Changes to Specifications Section .....  3
Added Figure 18, Figure 20, Figure 21. ..... 10
Change to Table 7 .....  .18
Adding Gain ..... 17
DACs Used as a Divider or Programmable Gain Element ..... 17
Reference Selection ..... 17
Amplifier Selection ..... 18
Serial Interface ..... 19
Microprocessor Interfacing. ..... 19
PCB Layout and Power Supply Decoupling. ..... 22
Evaluation Board ..... 22
Operating the Evaluation Board ..... 22
Outline Dimensions ..... 27
Ordering Guide ..... 27

## 2/04-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=10 \mathrm{~V}$, Iout2 $=0 \mathrm{~V}$. Temperature range for Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. DC performance measured with OP177, ac performance with AD8038, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Gain Error <br> Gain Error Temperature Coefficient Output Leakage Current |  | $\pm 5$ | $\begin{aligned} & 8 \\ & \pm 0.25 \\ & \pm 0.5 \\ & \pm 10 \\ & \\ & \pm 10 \\ & \pm 20 \end{aligned}$ | Bits <br> LSB <br> LSB <br> mV <br> ppm FSR/ $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA | Guaranteed monotonic $\begin{aligned} & \text { Data }=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, lout } 1 \\ & \text { Data }=0 \times 0000, \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text {, lout } 1 \end{aligned}$ |
| REFERENCE INPUT ${ }^{1}$ <br> Reference Input Range <br> $V_{\text {REF }}$ Input Resistance <br> $\mathrm{R}_{\text {FB }}$ Resistance Input Capacitance Code Zero Scale Code Full Scale |  | $\begin{aligned} & \pm 10 \\ & 10 \\ & 10 \\ & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 6 \\ & 8 \end{aligned}$ | V <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> pF pF | Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUT/OUTPUT ${ }^{1}$ Input High Voltage, $\mathrm{V}_{\mathbf{H}}$ Input Low Voltage, VIL Output High Voltage, V ${ }_{\text {OH }}$ Output Low Voltage, Vol Input Leakage Current, IL Input Capacitance | $\begin{aligned} & 1.7 \\ & V_{D D}-1 \\ & V_{D D}-0.5 \end{aligned}$ | 4 | 0.6 <br> 0.4 <br> 0.4 <br> 1 <br> 10 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }} 200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5 \mathrm{~V}, \mathrm{I}_{\text {IIK }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{I}_{\text {SIIK }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{1}$ <br> Reference Multiplying Bandwidth Output Voltage Settling Time <br> Measured to $\pm 1 \mathrm{mV}$ <br> Measured to $\pm 4 \mathrm{mV}$ <br> Measured to $\pm 16 \mathrm{mV}$ <br> Digital Delay <br> 10\% to 90\% Settling Time <br> Digital-to-Analog Glitch Impulse <br> Multiplying Feedthrough Error <br> Output Capacitance <br> lout1 <br> lout2 <br> Digital Feedthrough <br> Analog THD |  | 10 <br> 90 <br> 55 <br> 50 <br> 40 <br> 15 <br> 2 <br> 70 <br> 48 <br> 12 <br> 25 <br> 22 <br> 10 <br> 0.1 <br> 81 | $\begin{aligned} & 160 \\ & 110 \\ & 100 \\ & 75 \\ & 30 \\ & \\ & \\ & \\ & 17 \\ & 30 \\ & 25 \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { MHz } \\ & \text { ns } \\ & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{nV} \text {-s } \\ & \text { dB } \\ & \text { dB } \\ & \text { pF } \\ & \text { pF } \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{nV} \text {-s } \\ & \text { dB } \end{aligned}$ | $V_{\text {REF }}= \pm 3.5 \mathrm{~V}$, DAC loaded all 1 s <br> $V_{\text {REF }}= \pm 3.5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=100 \Omega$, DAC latch <br> alternately loaded with 0 s and 1 s <br> Interface delay time <br> Rise and fall time, $V_{\text {REF }}=10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=100 \Omega$ <br> 1 LSB change around major carry $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ <br> DAC latch loaded with all 0 s . $\mathrm{V}_{\text {REF }}= \pm 3.5 \mathrm{~V}$ <br> 1 MHz <br> 10 MHz <br> All 0s loaded <br> All 1s loaded <br> All 0s loaded <br> All 1s loaded <br> Feedthrough to DAC output with $\overline{\text { SYNC }}$ high and alternate loading of all 0 s and all 1 s <br> $V_{\text {REF }}=3.5 \mathrm{~V} p-\mathrm{p}$; all 1 s loaded, $\mathrm{f}=1 \mathrm{kHz}$ |

## AD5425


${ }^{1}$ Guaranteed by design and characterization, not subject to production test.

## TIMING CHARACTERISTICS

All input signals are specified with $\operatorname{tr}=\mathrm{tf}=1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$. $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V , $V_{\text {Ref }}=10 \mathrm{~V}$, Iout2 $=0 \mathrm{~V}$, temperature range for Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 2.

| Parameter ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {scık }}$ | 50 | MHz max | Maximum clock frequency |
| $\mathrm{t}_{1}$ | 20 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 8 | ns min | SCLK high time |
| $\mathrm{t}_{3}$ | 8 | ns min | SCLK low time |
| $\mathrm{t}_{4}{ }^{2}$ | 13 | ns min |  |
| $\mathrm{t}_{5}$ | 5 | ns min | Data setup time |
| $\mathrm{t}_{6}$ | 3 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 5 | ns min | $\overline{\text { SYNC }}$ rising edge to SCLK falling edge |
| $\mathrm{t}_{8}$ | 30 | ns min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}$ | 0 | ns min | SCLK falling edge to $\overline{L D A C}$ falling edge |
| $\mathrm{t}_{10}$ | 12 | ns min | $\overline{\text { LDAC }}$ pulse width |
| $\mathrm{t}_{11}$ | 10 | ns min | SCLK falling edge to $\overline{\text { LDAC }}$ rising edge |

[^0]

Figure 2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +7 V |
| V $_{\text {REF }}$ R R |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

[^1]
## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | lout1 | DAC Current Output. |
| 2 | lout2 | DAC Analog Ground. This pin should normally be tied to the analog ground of the system. |
| 3 | GND | Digital Ground Pin. |
| 4 | SCLK | Serial Clock Input. Data is clocked into the input shift register on each falling edge of the serial clock input. This device can accommodate clock rates of up to 50 MHz . |
| 5 | SDIN | Serial Data Input. Data is clocked into the 8-bit input register on each falling edge of the serial clock input. |
| 6 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC }}$ goes low, it powers on the SCLK and DIN buffers and the input shift register is enabled. Data is transferred on each falling edge of the following 8 clocks. |
| 7 | $\overline{\text { LDAC }}$ | Load DAC Input. Updates the DAC output. The DAC is updated when this signal goes low or alternatively; if this line is held permanently low, an automatic update mode is selected whereby the DAC is updated after 8 SCLK falling edges with SYNC low. |
| 8 | $V_{\text {DD }}$ | Positive Power Supply Input. This part can be operated from a supply of 2.5 V to 5.5 V . |
| 9 | $V_{\text {REF }}$ | DAC Reference Voltage Input Terminal. |
| 10 | $\mathrm{R}_{\text {FB }}$ | DAC Feedback Resistor Pin. Establishes voltage output for the DAC by connecting to external amplifier output. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. INL vs. Code (8-Bit DAC)


Figure 5. DNL vs. Code (8-Bit DAC)


Figure 6. INL vs. Reference Voltage


Figure 7. DNL vs. Reference Voltage


Figure 8. Iout1 Leakage Current vs. Temperature


Figure 9. Gain Error vs. Temperature


Figure 10. Linearity vs. $V_{\text {BIAS }}$ Voltage Applied to Iout2


Figure 11. Gain and Offset Errors vs. VBIAS Voltage Applied to Iout2


Figure 12. Linearity vs. VBIAS Voltage Applied to lout2


Figure 13. Gain and Offset Errors vs. Voltage Applied to Iout2


Figure 14. Gain and Offset Errors vs. VBIAS Voltage Applied to Iout2


Figure 15. Linearity vs. VBIAS Voltage Applied to lout2


Figure 16. Supply Current vs. Input Voltage


Figure 17. Threshold Voltages vs. Supply Voltage


Figure 18. Reference Multiplying Bandwidth—All 1s Loaded


Figure 19. Midscale Transition, $V_{\text {REF }}=3.5 \mathrm{~V}$


Figure 20. Reference Multiplying Bandwidth vs. Frequency and Code


Figure 21. Reference Multiplying Bandwidth vs. Frequency and Compensation Capacitor


Figure 22. THD and Noise vs. Frequency


Figure 23. Power Supply Rejection vs. Frequency


Figure 24. Wideband SFDR, Clock $=2 \mathrm{MHz}, f_{\text {OUT }}=50 \mathrm{kHz}$


Figure 25. Wideband SFDR, Clock $=2 \mathrm{MHz}, f_{\text {OUT }}=20 \mathrm{kHz}$


Figure 26. Narrowband SFDR, Clock $=2 \mathrm{MHz}, f_{\text {out }}=20 \mathrm{kHz}$


Figure 27. Narrowband SFDR, Clock $=2 \mathrm{MHz}, f_{\text {out }}=50 \mathrm{kHz}$


Figure 28. Narrowband IMD ( $\pm 50 \%$ ) Clock $=2 \mathrm{MHz}$, $f_{\text {OUT }} 1=20 \mathrm{kHz}, f_{\text {OUT }} 2=25 \mathrm{kHz}$

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of -1 LSB maximum over the operating temperature range ensures monotonicity.

## Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $V_{\text {REF }}-1$ LSB. Gain error of the DACs is adjustable to 0 with external resistance.

## Output Leakage Current

Output leakage current is current that flows in the DAC ladder switches when these are turned off. For the Iout 1 terminal, it can be measured by loading all 0 s to the DAC and measuring the Iout 1 current. Minimum current flows in the Iout 2 line when the DAC is loaded with all 1 s .

## Output Capacitance

Capacitance from Iour 1 or Iout 2 to AGND.

## Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For these devices, it is specified with a $100 \Omega$ resistor to ground.

The settling time specification includes the digital delay from $\overline{\text { SYNC }}$ rising edge to the full-scale output charge.

## Digital-to-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-s or nV-s depending upon whether the glitch is measured as a current or voltage signal.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs can be capacitively coupled to show up as noise on the Iout pins and subsequently into the following circuitry. This noise is digital feedthrough.

## Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC Iout 1 terminal, when all 0 s are loaded to the DAC.

## Total Harmonic Distortion (THD)

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics are included, such as second to fifth.

$$
T H D=20 \log \frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}\right)}}{V_{1}}
$$

## Digital Intermodulation Distortion

Second-order intermodulation distortion (IMD) measurements are the relative magnitude of the fa and fb tones generated digitally by the DAC and the second-order products at $2 \mathrm{fa}-\mathrm{fb}$ and $2 \mathrm{fb}-\mathrm{fa}$.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the usable dynamic range of a DAC before spurious noise interferes or distorts the fundamental signal. It is the measure of the difference in amplitude between the fundamental and the largest harmonically or nonharmonically related spur from dc to full Nyquist bandwidth (half the DAC sampling rate, or $\mathrm{f}_{\mathrm{s}} / 2$ ). Narrow band SFDR is a measure of SFDR over an arbitrary window size, in this case $50 \%$ of the fundamental. Digital SFDR is a measure of the usable dynamic range of the DAC when the signal is a digitally generated sine wave.

## AD5425

## THEORY OF OPERATION

The AD5425 is an 8-bit current output DAC consisting of a standard inverting R-2R ladder configuration. A simplified diagram is shown in Figure 29. The feedback resistor, $\mathrm{R}_{\mathrm{FB}}$, has a value of $R$. The value of $R$ is typically $10 \mathrm{k} \Omega$ (minimum $8 \mathrm{k} \Omega$ and maximum $12 \mathrm{k} \Omega$ ). If Iout 1 and Iout 2 are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Therefore, the input resistance presented at $V_{\text {REF }}$ is always constant and nominally of value $R$. The DAC output, Iout, is code-dependent, producing various resistances and capacitances. When choosing the external amplifier, take into account the variation in impedance generated by the DAC on the amplifiers inverting input node.


Figure 29. Simplified Ladder
Access is provided to the $\mathrm{V}_{\mathrm{ReF}}, \mathrm{R}_{\mathrm{FB}}$, $\mathrm{I}_{\text {out }} 1$, and $\mathrm{I}_{\text {out }} 2$ terminals of the DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, for example, to provide a unipolar output, bipolar output, or in singlesupply modes of operation in unipolar mode or 4-quadrant multiplication in bipolar mode. Note that a matching switch is used in series with the internal $R_{\text {FB }}$ feedback resistor. If users attempt to measure $\mathrm{R}_{\mathrm{FB}}$, power must be applied to $\mathrm{V}_{\mathrm{DD}}$ to achieve continuity.

## CIRCUIT OPERATION

## Unipolar Mode

Using a single op amp, this device can easily be configured to provide 2-quadrant multiplying operation or a unipolar output voltage swing, as shown in Figure 30.

When an output amplifier is connected in unipolar mode, the output voltage is given by

$$
V_{O U T}=-V_{R E F} \times \frac{D}{2^{n}}
$$

where D is the fractional representation of the digital word loaded to the DAC, in this case 0 to 255 , and n is the number of bits.

Note that the output voltage polarity is opposite to the Vref polarity for dc reference voltages.

This DAC is designed to operate with either negative or positive reference voltages. The $V_{\text {DD }}$ power pin is used by only the internal digital logic to drive the DAC switches' on and off states.

This DAC is also designed to accommodate ac reference input signals in the range of -10 V to +10 V .

With a fixed 10 V reference, the circuit shown in Figure 30 gives a unipolar 0 V to -10 V output voltage swing. When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 2-quadrant multiplication.

Table 5 shows the relationship between digital code and the expected output voltage for unipolar operation.

Table 5. Unipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $-V_{\text {REF }}(255 / 256)$ |
| 10000000 | $-V_{\text {REF }}(128 / 256)=-V_{\text {REF }} / 2$ |
| 00000001 | $-V_{\text {REF }}(1 / 256)$ |
| 00000000 | $-V_{\text {REF }}(0 / 256)=0$ |



NOTES:

1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. 2. C1 PHASE COMPENSATION (1pF TO 2 pF ) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 30. Unipolar Operation


NOTES:

1. R1 AND R2 ARE USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. ADJUST R1 FOR $V_{\text {OUT }}=0 \mathrm{~V}$ WITH CODE 10000000 LOADED TO DAC.
2. MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R3 AND R4.
3. C1 PHASE COMPENSATION ( 1 pF TO 2pF) MAY BE REQUIRED IF A1/A2 IS A HIGH SPEED AMPLIFIER.

Figure 31. Bipolar Operation (4-Quadrant Multiplication)

## Bipolar Operation

In some applications, it may be necessary to generate full 4quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier and some external resistors, as shown in Figure 31. In this circuit, the second amplifier, A2, provides a gain of 2. Biasing the external amplifier with an offset from the reference voltage, results in full 4 -quadrant multiplying operation. The transfer function of this circuit shows that both negative and positive output voltages are created as the input data, D , is incremented from code zero $\left(\right.$ Vout $\left.=-V_{\text {ref }}\right)$ to midscale $($ Vout $=0 \mathrm{~V})$ to full scale ( Vout $=+\mathrm{V}_{\text {Ref }}$ ).

$$
V_{O U T}=\left(V_{R E F} \times D / 2^{n-1}\right)-V_{R E F}
$$

Where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 4-quadrant multiplication.

Table 6 shows the relationship between digital code and the expected output voltage for bipolar operation.
Table 6. Bipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $+V_{\text {REF }}(127 / 128)$ |
| 10000000 | 0 |
| 00000001 | $-V_{\text {REF }}(127 / 128)$ |
| 00000000 | $-V_{\text {REF }}(128 / 128)$ |

## Stability

In the I-to-V configuration, the Iout of the DAC and the inverting node of the op amp must be connected as closely as possible and proper PCB layout techniques must be employed. Since every code change corresponds to a step function, gain peaking can occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open-loop response, which can cause ringing or instability in closed-loop applications.

An optional compensation capacitor, C 1 , can be added in parallel with $\mathrm{R}_{\mathrm{Fb}}$ for stability, as shown in Figure 30 and Figure 31. Too small a value of C 1 can produce ringing at the output, while too large a value can adversely affect the settling time. C 1 should be found empirically, but 1 pF to 2 pF is generally adequate for compensation.

## SINGLE-SUPPLY APPLICATIONS

## Current Mode Operation

In the current mode circuit of Figure 32, Iout 2 and hence Iour 1 is biased positive by an amount applied to $\mathrm{V}_{\text {bias. }}$. In this configuration, the output voltage is given by

$$
V_{\text {OUT }}=\left[D \times\left(R_{F B} / R_{D A C}\right) \times\left(V_{B I A S}-V_{I N}\right)\right]+V_{B I A S}
$$

As D varies from 0 to 255 , the output voltage varies from

$$
V_{\text {OUT }}=V_{\text {BIAS }} \text { to } V_{\text {OUT }}=2 V_{\text {BIAS }}-V_{I N}
$$



NOTES:

1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 32. Single-Supply Current Mode Operation
$\mathrm{V}_{\text {BIAS }}$ should be a low impedance source capable of sinking and sourcing all possible variations in current at the Iout2 terminal without any problems.

It is important to note that $\mathrm{V}_{\text {IN }}$ is limited to low voltages because the switches in the DAC ladder no longer have the same sourcedrain drive voltage. As a result, their on resistance differs and this degrades the linearity of the DAC.

## Voltage Switching Mode of Operation

Figure 33 shows this DAC operating in the voltage switching mode. The reference voltage $\mathrm{V}_{\text {IN }}$ is applied to the $\mathrm{I}_{\text {our }} 1$ pin, Iout 2 is connected to AGND, and the output voltage is available at the $V_{\text {ref }}$ terminal. In this configuration, a positive reference voltage results in a positive output voltage, making singlesupply operation possible. The output from the DAC is voltage at a constant impedance (the DAC ladder resistance), thus an op amp is necessary to buffer the output voltage. The reference input no longer sees constant input impedance, but one that varies with code. So, the voltage input should be driven from a low impedance source.


NOTES:

1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 33. Single-Supply Voltage Switching Mode Operation
It is important to note that $\mathrm{V}_{\mathrm{IN}}$ is limited to low voltage because the switches in the DAC ladder no longer have the same source drain drive voltage. As a result, their on resistance differs, which degrades the linearity of the DAC.
$\mathrm{V}_{\text {IN }}$ must also not go negative by more than 0.3 V , otherwise an internal diode turns on, exceeding the maximum ratings of the device. In this type of application, the full range of the DAC multiplying capability is lost.

## POSITIVE OUTPUT VOLTAGE

Note that the output voltage polarity is opposite to the $\mathrm{V}_{\text {Ref }}$ polarity for dc reference voltages. To achieve a positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistor tolerance errors. To generate a negative reference, the reference can be level shifted by an op amp such that the Vout and GND pins of the reference become the virtual ground and -2.5 V respectively, as shown in Figure 34.


Figure 34. Positive Voltage Output with Minimum of Components

## ADDING GAIN

In applications where the output voltage is required to be greater than $V_{\text {IN }}$, gain can be added with an additional external amplifier or it can be achieved in a single stage. It is important to take into consideration the effect of temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the $\mathrm{R}_{\mathrm{FB}}$ resistor causes mismatches in the temperature coefficients and results in larger gain temperature coefficient errors. Instead, the circuit of Figure 35 is a recommended method of increasing the gain of the circuit. R1, R2, and R3 should all have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains of greater than 1 are required.


1. ADDITIONAL PINS OMITTED FOR CLARITY.
2. C1 PHASE COMPENSATION ( 1 pF TO 2pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 35. Increasing the Gain of Current Output DAC

## DACS USED AS A DIVIDER OR PROGRAMMABLE GAIN ELEMENT

Current steering DACs are very flexible and lend themselves to many different applications. If this type of DAC is connected as the feedback element of an op amp and $\mathrm{R}_{\mathrm{FB}}$ is used as the input resistor as shown in Figure 36, then the output voltage is inversely proportional to the digital input fraction, $D$.

For $\mathrm{D}=1-2^{-\mathrm{n}}$, the output voltage is

$$
V_{\text {OUT }}=-V_{\text {IN }} / D=-V_{I N} /\left(1-2^{-n}\right)
$$

As D is reduced, the output voltage increases. For small values of D , it is important to ensure that the amplifier does not saturate and that the required accuracy is met. For example, an 8-bit DAC driven with the Binary Code $0 \times 10$ (00010000), that is, 16 decimal, in the circuit of Figure 36, should cause the output voltage to be $16 \times \mathrm{V}_{\mathrm{IN}}$. However, if the DAC has a linearity specification of $\pm 0.5 \mathrm{LSB}$, then D can in fact have a weight anywhere in the range $15.5 / 256$ to $16.5 / 256$. Therefore, the possible output voltage is in the range of $15.5 \mathrm{~V}_{\text {IN }}$ to $16.5 \mathrm{~V}_{\text {IN }}$ an error of $3 \%$, even though the DAC itself has a maximum error of $0.2 \%$.


NOTE:

1. ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 36. Current Steering DAC Used as a Divider or Programmable Gain Element

DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the op amp through the DAC. Since only a fraction, $D$, of the current into the $V_{\text {REF }}$ terminal is routed to the Iour 1 terminal, the output voltage has to change as follows:

Output Error Voltage Due to DAC Leakage $=($ Leakage $\times R) / D$
where R is the DAC resistance at the $\mathrm{V}_{\text {Ref }}$ terminal. For a DAC leakage current of $10 \mathrm{nA}, \mathrm{R}=10 \mathrm{k} \Omega$. With a gain (that is, $1 / \mathrm{D}$ ) of 16 the error voltage is 1.6 mV .

## REFERENCE SELECTION

When selecting a reference for use with the AD5425 current output DAC, pay attention to the reference's output voltage temperature coefficient specification. This parameter not only affects the full-scale error, but can also affect the linearity (INL and DNL) performance. The reference temperature coefficient should be consistent with the system accuracy specifications. For example, an 8 -bit system required to hold its overall specification to within 1 LSB over the temperature range $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ dictates that the maximum system drift with temperature should be less than $78 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. A 12 -bit system with the same temperature range to overall specification within 2 LSB requires a maximum drift of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By choosing a precision reference with a low output temperature coefficient, this error source can be minimized. Table 7 suggests some of the references available from Analog Devices that are suitable for use with this range of current output DACs.

## AD5425

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. The input offset voltage of an op amp is multiplied by the variable gain (due to the code dependent output resistance of the DAC) of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed on the desired change in output between the two codes and gives rise to a differential linearity error, which if large enough, could cause the DAC to be nonmonotonic.

The input bias current of an op amp also generates an offset at the voltage output as a result of the bias current flowing in the feedback resistor, $\mathrm{R}_{\text {FB. }}$. Most op amps have input bias currents low enough to prevent any significant errors.

Common-mode rejection of the op amp is important in voltage switching circuits, since it produces a code dependent error at the voltage output of the circuit. Most op amps have adequate common-mode rejection for use at an 8 -bit resolution.

Provided the DAC switches are driven from true wideband low impedance sources ( $\mathrm{V}_{\text {IN }}$ and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, it is important to minimize capacitance at the $V_{\text {ref }}$ node (voltage output node in this application) of the DAC. This is done by using low inputs capacitance buffer amplifiers and careful board design.

Most single-supply circuits include ground as part of the analog signal range, which in turns requires an amplifier that can handle rail-to-rail signals. There is a large range of single-supply amplifiers available from Analog Devices.

Table 7. Suitable ADI Precision References

| Part No. | Output Voltage (V) | Initial Tolerance (\%) | Temp Drift (ppm/ ${ }^{\circ} \mathrm{C}$ ) | Iss (mA) | Output Noise ( $\mu \mathrm{V} \mathrm{p}-\mathrm{p}$ ) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADR01 | 10 | 0.05 | 3 | 1 | 20 | SOIC-8 |
| ADR01 | 10 | 0.05 | 9 | 1 | 20 | TSOT-23, SC70 |
| ADR02 | 5 | 0.06 | 3 | 1 | 10 | SOIC-8 |
| ADR02 | 5 | 0.06 | 9 | 1 | 10 | TSOT-23, SC70 |
| ADR03 | 2.5 | 0.10 | 3 | 1 | 6 | SOIC-8 |
| ADR03 | 2.5 | 0.10 | 9 | 1 | 6 | TSOT-23, SC70 |
| ADR06 | 3 | 0.10 | 3 | 1 | 10 | SOIC-8 |
| ADR06 | 3 | 0.10 | 9 | 1 | 10 | TSOT-23, SC70 |
| ADR431 | 2.5 | 0.04 | 3 | 0.8 | 3.5 | SOIC-8 |
| ADR435 | 5 | 0.04 | 3 | 0.8 | 8 | SOIC-8 |
| ADR391 | 2.5 | 0.16 | 9 | 0.12 | 5 | TSOT-23 |
| ADR395 | 5 | 0.10 | 9 | 0.12 | 8 | TSOT-23 |

Table 8. Suitable Precision ADI Op Amps

|  |  |  | $\mathbf{0 . 1 ~ H z ~ t o ~} \mathbf{1 0 ~ H z}$ <br> Part No. | Supply Voltage (V) | $\mathbf{V}$ os $(\mathbf{M a x})(\boldsymbol{\mu V})$ | $\mathbf{I}_{\mathbf{B}}(\mathbf{M a x})(\mathbf{n A})$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Noise ( $\boldsymbol{\mu} \mathbf{V} \mathbf{p - p})$ | Supply Current ( $\boldsymbol{\mu A})$ | Package |  |  |  |  |
| OP97 | $\pm 2$ to $\pm 20$ | 25 | 0.1 | 0.5 | 600 | SOIC-8 |
| OP1177 | $\pm 2.5$ to $\pm 15$ | 60 | 2 | 0.4 | 500 | MSOP, SOIC-8 |
| AD8551 | 2.7 to 5 | 5 | 0.05 | 1 | 975 | MSOP, SOIC-8 |
| AD8603 | 1.8 to 6 | 50 | 0.001 | 2.3 | 50 | TSOT |
| AD8628 | 2.7 to 6 | 5 | 0.1 | 0.5 | 850 | TSOT, SOIC-8 |

Table 9. Suitable High Speed ADI Op Amps

| Part No. | Supply Voltage (V) | BW @ ACL (MHz) | Slew Rate (V/ $\boldsymbol{\mu s})$ | $\mathbf{V}_{\text {os }}(\mathbf{M a x})(\boldsymbol{\mu V})$ | $\mathbf{I}_{\mathbf{B}}(\mathbf{M a x})(\mathbf{n A})$ | Package |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD8065 | 5 to 24 | 145 | 180 | 6000 | SOIC-8, SOT-23,MSOP |  |
| AD8021 | $\pm 2.5$ to $\pm 12$ | 490 | 120 | 1000 | 10500 | SOIC-8, MSOP |
| AD8038 | 3 to 12 | 350 | 425 | 3000 | 750 | SOIC-8, SC70-5 |
| AD9631 | $\pm 3$ to $\pm 6$ | 320 | 1300 | 10000 | 7000 | SOIC-8 |

## SERIAL INTERFACE

The AD5425 has a simple 3-wire interface that is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards. Data is written to the device in 8 -bit words. This 8 -bit word consists of 8 data bits, as shown in Figure 37.


Figure 37. 8-Bit Input Shift Register Contents
SYNC is an edge-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while $\overline{\text { SYNC }}$ is low. To start the serial data transfer, $\overline{\text { SYNC }}$ should be taken low, observing the minimum SYNC falling to SCLK falling edge setup time, $\mathrm{t}_{4}$.

After loading eight data bits to the shift register, the $\overline{\text { SYNC }}$ line is brought high. The contents of the DAC register and the output are updated by bringing $\overline{\mathrm{LDAC}}$ low any time after the 8 -bit data transfer is complete, as seen in the timing diagram of Figure 2. $\overline{\text { LDAC }}$ can be tied permanently low if required. For another serial transfer to take place, the interface must be enabled by another falling edge of $\overline{S Y N C}$.

## Low Power Serial Interface

To minimize the power consumption of the device, the interface fully powers up only when the device is being written to, that is, on the falling edge of SYNC. The SCLK and SDIN input buffers are powered down on the rising edge of $\overline{\mathrm{SYNC}}$.

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to this DAC is via a serial bus that uses standard protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire interface consisting of a clock signal, a data signal, and a synchronization signal. An $\overline{\mathrm{LDAC}}$ pin is also included. The AD5425 requires an 8-bit word with the default being data valid on the falling edge of SCLK, but this is changeable via the control bits in the data-word.

## ADSP-21xx-to AD5425 Interface

The ADSP-21xx family of DSPs is easily interfaced to this family of DACs without extra glue logic. Figure 38 shows an example of an SPI interface between the DAC and the ADSP2191. SCK of the DSP drives the serial data line, DIN. SYNC is driven from one of the port lines, in this case $\overline{\text { SPIxSEL }}$.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 38. ADSP-2191 SPI-to-AD5425 Interface
A serial interface between the DAC and DSP SPORT is shown in Figure 39. In this interface example, SPORT0 is used to transfer data to the DAC shift register. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. In a write sequence, data is clocked out on each rising edge of the DSP's serial clock and clocked into the DAC input shift register on the falling edge of its SCLK. The update of the DAC output takes place on the rising edge of the SYNC signal.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 39. ADSP-2101/ADSP-2103/ADSP-2191 SPORT-to-AD5425 Interface
Communication between two devices at a given clock speed is possible when the following specifications from one device to the other are compatible: frame sync delay and frame sync setup and hold, data delay and data setup and hold, and SCLK width. The DAC interface expects a $t_{4}$ (SYNC falling edge to SCLK falling edge setup time) of 13 ns minimum. Consult the ADSP21xx user manual for information on clock and frame sync frequencies for the SPORT register.
Table 10. SPORT Control Register Setup

| Name | Setting | Description |
| :--- | :--- | :--- |
| TFSW | 1 | Alternate framing |
| INVTFS | 1 | Active low frame signal |
| DTYPE | 00 | Right-justify data |
| ISCLK | 1 | Internal serial clock |
| TFSR | 1 | Frame every word |
| ITFS | 1 | Internal framing signal |
| SLEN | 0111 | 8-bit data-word |

## ADSP-BF5xx-to-AD5425 Interface

The ADSP-BF5xx family of processors has an SPI-compatible port that enables the processor to communicate with SPIcompatible devices. A serial interface between the ADSP-BF5xx and the AD5425 DAC is shown in Figure 40. In this configuration, data is transferred through the MOSI (master output/slave input) pin. $\overline{\text { SYNC }}$ is driven by the SPI chip select pin, which is a reconfigured programmable flag pin.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 40. ADSP-BF5xx-to-AD5425 Interface
The ADSP-BF5xx processor incorporates channel synchronous serial ports (SPORT). A serial interface between the DAC and the DSP SPORT is shown in Figure 41. When the SPORT is enabled, initiate transmission by writing a word to the Tx register. The data is clocked out on each rising edge of the DSP's serial clock and clocked into the DAC's input shift register on the falling edge of its SCLK. The DAC output is updated by using the transmit frame synchronization (TFS) line to provide a $\overline{\text { SYNC }}$ signal.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 41. ADSP-BF5xx-to-AD5425 Interface

## 80C51/80L51-to-AD5425 Interface

A serial interface between the DAC and the 8051 is shown in Figure 42. TxD of the 8051 drives SCLK of the DAC serial interface, while RxD drives the serial data line, $\mathrm{D}_{\text {IN }}$ P3.3 is a bitprogrammable pin on the serial port that drives $\overline{\mathrm{SYNC}}$. When data is transmitted to the switch, P3.3 is taken low. The 80C51/ 80 L 51 transmits data in 8 -bit bytes, which fits the AD5425 since it only requires an 8 -bit word. Data on RxD is clocked out of the microcontroller on the rising edge of TxD and is valid on the falling edge. As a result, no glue logic is required between the DAC and microcontroller interface. P3.3 is taken high at the completion of this cycle. The 8051 provides the LSB of its SBUF register as the first bit in the data stream. The DAC input register requires that the MSB is the first bit received. The transmit routine should take this into account.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 42. 80C51/80L51-to-AD5425 Interface

## MC68HC11 Interface-to-AD5425 Interface

Figure 43 shows an example of a serial interface between the DAC and the MC68HC11 microcontroller. The serial peripheral interface (SPI) on the $\mathrm{MC} 68 \mathrm{HC11}$ is configured for master mode $(\mathrm{MSTR}=1)$, clock polarity bit $(\mathrm{CPOL})=0$, and the clock phase bit $(\mathrm{CPHA})=1$. The SPI is configured by writing to the SPI control register (SPCR) (see the MC68HC11 user manual). SCK of the MC68HC11 drives the SCLK of the DAC interface, the MOSI output drives the serial data line, $\mathrm{D}_{\mathrm{IN}}$, of the AD5425. The $\overline{\text { SYNC }}$ signal is derived from a port line, PC7. When data is being transmitted to the AD5425, the SYNC line is taken low (PC7). Data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the MC68HC11 is transmitted in 8-bit bytes with only 8 falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. PC7 is taken high at the end of the write.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 43. 68HC11/68L11-to-AD5425 Interface

## MICROWIRE-to-AD5425 Interface

Figure 44 shows an interface between the DAC and any MICROWIRE ${ }^{\text {™ }}$-compatible device. Serial data is shifted out on the falling edge of the serial clock, SK , and is clocked into the DAC input shift register on the rising edge of SK, which corresponds to the falling edge of the DAC's SCLK.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 44. MICROWIRE-to-AD5425 Interface

## PIC16C6x/7x-to-AD5425

The PIC16C6x/7x synchronous serial port (SSP) is configured as an SPI master with the clock polarity bit $(\mathrm{CKP})=0$. This is done by writing to the synchronous serial port control register (SSPCON) (see the PIC16/17 microcontroller user manual). In this example, I/O Port RA1 is being used to provide a $\overline{\text { SYNC }}$ signal and enable the DAC serial port. This microcontroller transfers eight bits of data during each serial transfer operation. Figure 45 shows the connection diagram.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.

## PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5425 is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

These DACs should have an ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on the supply and located as close to the package as possible-ideally up against the device. The $0.1 \mu \mathrm{~F}$ capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), such as found in the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR, $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance and to filter out low frequency ripple.

Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the reference inputs.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

It is good practice to employ compact, minimum lead length PCB layout design. Leads to the input should be as short as possible to minimize IR drops and stray inductance.

The PCB metal traces between $V_{\text {REF }}$ and $\mathrm{R}_{\mathrm{Fb}}$ should also be matched to minimize gain error. To maximize high frequency performance, the I-to-V amplifier should be located as close to the device as possible.

## EVALUATION BOARD

The board consists of an 8-bit AD5425 and a current-to-voltage amplifier, the AD8065. Included on the evaluation board is a 10 V reference, the ADR01. An external reference can also be applied via an SMB input.

The evaluation kit consists of a CD-ROM with self-installing PC software to control the DAC. The software simply allows the user to write a code to the device.

## OPERATING THE EVALUATION BOARD Power Supplies

The board requires $\pm 12 \mathrm{~V}$ and 5 V supplies. The $12 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ and Vss are used to power the output amplifier, while the 5 V is used to power the DAC $\left(\mathrm{V}_{\mathrm{DD} 1}\right)$ and transceivers $\left(\mathrm{V}_{\mathrm{CC}}\right)$.

Both supplies are decoupled to their respective ground plane with $10 \mu \mathrm{~F}$ tantalum and $0.1 \mu \mathrm{~F}$ ceramic capacitors.

Link1 (LK1) is provided to allow selection between the onboard reference (ADR01) or an external reference applied through J2. Link2 should be connected to the LDAC position.


 Idadatadadadaldadaldadadad


Figure 47. Component-Side Artwork


Figure 48. Silkscreen—Component-Side View (Top Layer)


Figure 49. Solder-Side Artwork

## AD5425

Table 11. Overview of the AD54xx and AD55xx Devices

| Part No. | Resolution | No. DACs | INL (LSB) | Interface | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5424 | 8 | 1 | $\pm 0.25$ | Parallel | RU-16, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5426 | 8 | 1 | $\pm 0.25$ | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5428 | 8 | 2 | $\pm 0.25$ | Parallel | RU-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5429 | 8 | 2 | $\pm 0.25$ | Serial | RU-10 | 10 MHz BW, 50 MHz serial |
| AD5450 | 8 | 1 | $\pm 0.25$ | Serial | RJ-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5432 | 10 | 1 | $\pm 0.5$ | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5433 | 10 | 1 | $\pm 0.5$ | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5439 | 10 | 2 | $\pm 0.5$ | Serial | RU-16 | 10 MHz BW, 50 MHz serial |
| AD5440 | 10 | 2 | $\pm 0.5$ | Parallel | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5451 | 10 | 1 | $\pm 0.25$ | Serial | RJ-8 | 10 MHz BW, 50 MHz serial |
| AD5443 | 12 | 1 | $\pm 1$ | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5444 | 12 | 1 | $\pm 0.5$ | Serial | RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial interface |
| AD5415 | 12 | 2 | $\pm 1$ | Serial | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5405 | 12 | 2 | $\pm 1$ | Parallel | CP-40 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5445 | 12 | 2 | $\pm 1$ | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{C S}$ pulse width |
| AD5447 | 12 | 2 | $\pm 1$ | Parallel | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5449 | 12 | 2 | $\pm 1$ | Serial | RU-16 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5452 | 12 | 1 | $\pm 0.5$ | Serial | RJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5446 | 14 | 1 | $\pm 1$ | Serial | RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5453 | 14 | 1 | $\pm 2$ | Serial | UJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5553 | 14 | 1 | $\pm 1$ | Serial | RM-8 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5556 | 14 | 1 | $\pm 1$ | Parallel | RU-28 | $4 \mathrm{MHz} \mathrm{BW}, 20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5555 | 14 | 2 | $\pm 1$ | Serial | RM-8 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5557 | 14 | 2 | $\pm 1$ | Parallel | RU-38 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5543 | 16 | 1 | $\pm 2$ | Serial | RM-8 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5546 | 16 | 1 | $\pm 2$ | Parallel | RU-28 | $4 \mathrm{MHz} \mathrm{BW}, 20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5545 | 16 | 2 | $\pm 2$ | Serial | RU-16 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5547 | 16 | 2 | $\pm 2$ | Parallel | RU-38 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |

## OUTLINE DIMENSIONS



Figure 50. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Resolution <br> (Bits) | INL <br> (LSBs) | Temperature Range | Package <br> Description | Branding | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5425YRM | 8 | $\pm 0.25$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP | D1P | RM-10 |
| AD5425YRM-REEL | 8 | $\pm 0.25$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP | D1P | RM-10 |
| AD5425YRM-REEL7 | 8 | $\pm 0.25$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP <br> Evaluation Kit | D1P | RM-10 |
| EVAL-AD5425EB |  |  |  |  |  |  |

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not subject to production test.
    ${ }^{2}$ Falling or rising edge as determined by control bits of serial word.

[^1]:    ${ }^{1}$ Overvoltages at SCLK, $\overline{\text { SYNC }}$, DIN, and $\overline{\mathrm{LDAC}}$ are clamped by internal diodes. Current should be limited to the maximum ratings given.

